board with a 44 pin Xilinx XC9572XL device so I created the circuit. A
single 4 bit loadable counter, an AND gate and a D flop take less than
10% of the macrocells. This leaves a lot of logic left for other
things.
FWIW, the chip is about the size of a dime. This particular device
uses 3.3V logic levels which can be a PITA. There is a regular XC9572
device for 5V logic and it is available in a PLCC 44 package. About
the size of a quarter.
I don't spend near enough quality time with my CPLDs and FPGAs. It was
an interesting diversion.
Richard
Yahoo! Groups Links
<*> To visit your group on the web, go to:
http://groups.yahoo.com/group/oopic/
<*> Your email settings:
Individual Email | Traditional
<*> To change settings online go to:
http://groups.yahoo.com/group/oopic/join
(Yahoo! ID required)
<*> To change settings via email:
mailto:oopic-digest@yahoogroups.com
mailto:oopic-fullfeatured@yahoogroups.com
<*> To unsubscribe from this group, send an email to:
oopic-unsubscribe@yahoogroups.com
<*> Your use of Yahoo! Groups is subject to:
No comments:
Post a Comment